

## CEDA Launches IEEE D&T Electronic Edition

Working in cooperation with IEEE Computer Society Press, the *Council* is pleased to announce the availability of IEEE D&T Electronic Edition. The electronic edition is specially designed by QMAGS publishers to be delivered to CEDA affiliates via the internet. The Electronic Edition is exact cover-to-cover copy of the printed magazine, including all illustrations, graphics and conference calls and other advertising in a QuVu format that fits the computer screen perfectly and does not require page manipulations. This compact and highly navigable form is delivered to you every two months for a subscription price of \$19.95. This is half the price of the best member rate for subscription to regular D&T print issue. Even more importantly, signing through CEDA, you do not need to be a member of IEEE or any society to receive the best rates. For more information and to sign-on please visit Council website at www.ieee-ceda.org.

## CEDA Sponsors IC Routing Contest at ISPD

The *Council* co-sponsored the International Symposium on Physical Design (ISPD) with ACM on March 18-21, 2007. An IC global routing contest, sponsored by the *Council* and SRC, was held at the symposium to showcase new directions for research in IC routing algorithms. Two sets of benchmarks were released, corresponding to 2D and 3D routing instances. Teams were invited to produce global routing solutions for the benchmarks. Prizes were awarded for the entry that achieved the best overall results in each category. In addition, the *Council* sponsored a prize for the best results achieved by an openly available router.

Eleven teams from academic and research institutes participated in the ISPD contest. "The purpose of the contest is to guide researchers toward most urgent challenges in the EDA industry, and also to map out state-of-the-art solutions," said ISPD 2007 chair Patrick Madden, professor at the State University of New York.

Routers were compared based on the number of routing violations (overflows) and total routing wire length. David Pan, ISPD 2007 program chair and professor at the University of Texas at Austin, noted that there is still some controversy over the methods used to compare routers. "The ISPD community is still trying to define a good metric," Pan said. The winning entry in the 2D category was "Fairly Good Router (FGR)," written by Jarrod Roy, a graduate student at the University of Michigan. "We plan to open-source it to boost research in routing and help improve commercial EDA tools," said Igor Markov, professor at the University of Michigan. The winner of the 3D category was *MaizeRoute*, written by Michael Moffitt, also a graduate student at the University of Michigan.

"High-quality and publicly available global routers will be very helpful for CAD research," said Lou Scheffer, Cadence Design Systems fellow and ISPD 2006 chair. "Also, existing global routers should make it easier to build an academic detailed router — perhaps our contest for next year."

## MEMOCODE 2007 Co-Design Contest

Contributed by Forrest Brewer, ECE Dept. UC Santa Barbara (forrest@ece.ucsb.edu) and James C. Hoe, ECE Dept. Carnegie Mellon University (jhoe@ece.cmu.edu)

New to the *Council* co-sponsored IEEE/ACM MEMO-CODE 2007 Conference is the HW/SW Co-Design Contest. The goal of the co-design contest was to identify issues specific to the co-design practice and to foster greater interest in the design aspects of the MEMO-CODE conference. The contest would also serve to showcase advances in co-design tools and methodologies. To make a contest feasible, we decided to keep the

CEDA Currents is a publication of IEEE CEDA. Please send contributions to Kartikeya Mayaram, <u>karti@eecs.oregonstate.edu</u> or Preeti Ranjan Panda, <u>panda@cse.iitd.ac.in</u>

© 2007 IEEE. All rights reserved.

term relatively short and to provide a working code base for at least one inexpensive and easily available platform. We ultimately opted for a problem that we gauged could be done well in a week and allowed the contestants a month lead-time to solve it.

We did not wish to limit the competition to a particular execution platform since we thought that many design groups would be more familiar with their preferred platforms. Instead, we left the choice of platform to the contestants and provided a grading metric that attempts to equalize the differences. We did, however, select the Xilinx XUP2VP prototyping board as the reference platform. The XUP2VP board provides a large variety of interfaces, is well supported, and is inexpensive. The onboard Virtex 2 FPGA (XC2VP30) has a substantial programmable logic fabric, a fair amount of on-chip memory, and two PowerPC 405 embedded processors. For the XUP2VP environment, we provided reference starter design materials, including a software-only reference solution and a reference HW/SW interface library comprising ready-to-use C functions and Verilog modules.

The design problem chosen was the Blocked Matrix-Matrix Multiplication. The basic algorithm, though fundamentally simple to understand, lends itself to a large space of high-leverage optimizations in managing data movement, storage, and bandwidth. We designed the problem to require hardware involvement in the design as well as a software component.

We focused on performance as the primary metric of merit. The metric used is the speedup achieved by the contestants' design relative to the official software-only reference design on their platform of choice. We further asked the contestants to describe the design in sufficient detail so that a panel of judges could make decisions about the 'elegance' of the approach as well as the efficacy of a particular design. We felt that it was important for the judging panel to be able to reward a unique or novel solution even if its overall performance is less competitive.

Two teams, from MIT and Virginia Tech respectively, successfully submitted a final design. Both teams were invited to present at the conference with conference provided travel support. Brief write-up of their solutions is also included in the formal conference proceedings. Although the contest did not have the number of entrants as we had hoped, the two finished entries are of very high quality and offer real technical contributions to share with the conference audience. We believe the codesign contest adds an important new dimension to the MEMOCODE conference and should remain a valuable component of the MEMOCODE conference in the future. The call-for-participation is available at the website <u>http://memocode07.ece.cmu.edu/contest.html</u>.

Most-Downloaded Articles in 2006		
Article Do		vnloads
IEEE Design &	Test of Computers	
"Embedded systems and the kitchen sink," vol. 23, no. 1, JanFeb. 2006		452
"Dynamic Power Management in Wireless Sensor Networks," vol.18, no. 2, MarApr. 2005		423
"Physical design for 3D system on package," vol. 22, no. 6, NovDec. 2005		381
"Design, synthesis, and test of networks on chips,", vol. 22, no. 5, SepOct. 2005		340
"Demystifying 3D ICs: the pros and cons of going vertical," vol. 22, no. 6, NovDec. 2006		333
IEEE Transactions on CAD		
"A Unified Approach to Reduce SOC Test Data 10 Volume, Scan Power and Testing Time," vol. 22, no. 3, Mar. 2003		10050
"Modeling of metallic carbon-nanotube intercon- nects for circuit simulations and a comparison with Cu interconnects for scaled technologies,", vol. 25, no. 1, Jan. 2006		399
"Power modeling and characteristics of field pro- grammable gate arrays," vol. 24, no. 11, Nov. 2005		344
"Active leakage power optimization for FPGAs," 294 vol. 25, no. 3, Mar. 2006.		
"Modeling of failure probability and statistical de- sign of SRAM array for yield enhancement in nano- scaled CMOS," vol. 24, no. 12, Dec. 2005.		
Upcoming CEI	<b>DA Events/</b> Dick Smith, dsmith@tophe	er.net
CODES+ISSS	www.esweek.org	
DAC	www.dac.com	
Nano-Net	www.nanonets.org	
FMCAD	www.fmcad.org	
ICCAD	www.iccad.com	
MEMOCODE	memocode.irisa.fr	
MPSoC	tima.imag.fr/mpsoc	
PATMOS	www.patmos-conf.org	
VLSI-SOC	C tima.imag.fr/conferences/VLSI-SoC06	

Join us for CEDA Distinguished Speaker Event at DAC: Monday, June 4, 6pm-8pm. San Diego Convention Center, Sails Pavilion.

 IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION

 President: ALFRED E. DUNLOP President-Elect: JOHN DARRINGER

 Secretary: JOHN DARRINGER VP Finance: WAYNE WOLF VP Technical Activities: ANDREAS KUELMANN

 VP Conferences: DICK SMITH VP Publications: RAJESH K GUPTA

 WWW.ieee-ceda.org