September 2010





IEEE Council on Electronic Design Automation

Toward Optical Communications in SoCs

Recent advances in computation have led to important improvements in chip design and manufacture. As speed and shared-data requirements continue to increase, microelectronic technologies are approaching their physical limits. Researchers have been looking for solutions to this interconnection bottleneck for several years. One of the most promising solutions is the use of light rather than electrical signals as an information carrier.

In the past few years, several optical devices for interand intrachip communication have been developed. These components have important advantages over their electronic counterparts, making optical interconnects (OIs) an attractive technology. These advantages include high-speed propagation of light, smaller dimensions thanks to the design flexibility of optical channels, higher bandwidth due to wavelength division multiplexing, and a reduction in crosstalk noise and signal loss.

Thanks to these advances, various optical components to generate, transport, and detect light in SoCs have been developed. Although an OI can consist of several components, depending on its particular application, three of these components are always present: an optical transmitter, a channel, and a photodetector. Several devices can perform these tasks. Along with well-known and widespread semiconductor sources (such as LEDs and vertical-cavity surface-emitting lasers), micro- and nanocavities, either electric or metallic, and Raman lasers have been integrated as optical sources on chips. Although optical fibers are well-known optical channels, new devices are necessary to reduce the space requirements and signal losses.

Given these constraints, a wide range of waveguides made of silicon or polymers, as well as those that use scattering features (as with plasmonic waveguides), have appeared. These new waveguides present several advantages over electric wires, and they're independent of RLC impedances.

In addition, free-space configurations have appeared, with interesting characteristics that can make 3D integration possible. Beyond the challenge of developing optical sources for SoCs, there are also challenges in designing high-sensitivity photodetectors with low-power signals or high-speed detection. Fortunately, the new designs of germanium and surface plasmon polariton (SPP)-based photodetectors comply with these requirements. The manufacture and integration techniques to produce these devices are critical because these techniques must be CMOS compatible. These optical links are also used for more complex systems such as networks on chips (NoCs), in which crosstalk noise is an important consideration as a result of these systems' complex signal routing. Recently, several hybrid NoCs, combining an electrical and an optical network, have been developed, drastically improving power consumption and bandwidth compared to fully electrical networks.

Although some complete devices have already been described in the literature, there is still a long way to go before fully commercial devices can be realized. One of the major limitations that current optical technologies have not yet overcome is the integration of optical components in the chip. Also, strong limitations regarding cost and power consumption are the main reasons why optical inter- and intrachip communications still belong to the near future rather than to the present.

Braulio García-Cámara (University of Cantabria, Spain), <u>braulio.garcia@unican.es</u>

IEEE Embedded Systems Letters

IEEE Embedded Systems Letters (ESL) seeks to provide a forum for quick dissemination of research results in the domain of embedded systems, with a target turnaround time of no more than three months. The journal is currently published quarterly and consists of new, short, and critically refereed technical papers. Submissions are welcome on any topic in the broad area of embedded systems and embedded software, especially but not limited to the following:

 architectural and microarchitectural design of embedded systems (microarchitectures, customizable processors, signal processing, and multiprocessor SoC and NoC architectures);

CEDA Currents is a publication of IEEE CEDA. Please send contributions to Jose L. Ayala (jayala@fdi.ucm.es) or Rajesh Gupta. © 2010 IEEE. All rights reserved.

- design automation algorithms, methods, and tools for VLSI implementations (specification languages, models, and synthesis methods);
- component modeling and component-based development methodologies;
- hardware-software codesign, codesign methodologies, and design exploration tools;
- compilation and managed runtime environments for embedded systems;
- profiling, measurement, and analysis techniques for embedded applications;
- operating systems, middleware, and support systems for embedded-system design;
- programming languages and software engineering for embedded or real-time applications;
- nonfunctional aspects of embedded systems, including low power, reliability, dependability, and availability, as well as low-power design and power management;
- testing, validation, and verification of embedded software;
- embedded sensor networks and embedded control systems (design, analysis, and application to cyberphysical systems);
- embedded systems security; and
- applications of embedded systems and software, such as military, avionics, and automotive (case studies, applications of new methodologies, and tools for applications with increased system heterogeneity and scaling).

To guarantee fast review and publication, there is a strict limit of four pages for all papers in this journal, without exception. Research findings and results whose fast dissemination will spark interest in academic and industrial communities, and whose main points can be captured within this page limit, are best targeted for this journal. Research papers that require elaborate context, elaborate formalization, and a large amount of data or formal proofs to convince readers will be better targeted for other archival journals in the field. If you are writing for *IEEE ESL*, a general guideline is to minimize the motivational text and point readers directly to relevant background work—without any omissions, of course. In some cases, directly stating the problem that you are attempting to address may be an appropriate starting point.

For more details, please visit <u>http://mesl.ucsd.edu/gupta/IEEE-ESL.html</u>

Papers in IEEE Embedded Systems Letters

The top-five accessed articles from *IEEE Embedded Systems* Letters during June 2010 were as follows:

- "An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures," by P. Meloni et al.
- "An Analyzable Memory Controller for Hard Real-Time CMPs," by M. Paolleri et al.
- "Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow," by W. Liu et al.
- "Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems," by H. Chun-Hsian et al.
- "Evaluation of Dynamic Profiling Methodologies for Optimization of Sensor Networks," by A. Shenoy et al.

Upcoming Conferences (Bill Joyner, <u>william.joyner@src.org</u>)	
CODES+ISSS	Scottsdale, Arizona, 24-29 Oct. 2010
ICCAD	San Jose, California, 7-11 Nov. 2010
ASP-DAC	Yokohama, Japan, 25-28 Jan. 2011
DATE	Grenoble, France, 14-18 March 2011

Find us online at www.c-eda.org.

IEEE Embedded Systems Letters is open for submissions. Visit mc.manuscriptcentral.com/les-ieee

IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION

President: ANDREAS KUEHLMANN President-Elect: DONATELLA SCIUTO Secretary: BILL JOYNER VP Finance: DAVID ATIENZA VP Technical Activities: SHISHPAL RAWAT VP Conferences: SANI NASSIF VP Publications: RAJESH K. GUPTA